The Community for Technology Leaders
RSS Icon
Issue No.03 - May/June (1999 vol.19)
pp: 56-64
In 1995, the IBM[R]1 AS/400[R] changed the architecture of its microprocessors to 64 bit, PowerPC AS[tm]. This entailed not only developing new processors, but also a very large software project. As is typical in such a large software project, the emphasis of the first release was on solid design, good encapsulation, and enhanced functionality with the majority of the performance optimizations being deferred to the subsequent releases. In order to ensure that the system would perform optimally for large and complex OLTP workloads running on the second generation of hardware (which grew the largest SMP from a 4-way to a 12-way), a team of software and hardware experts from several areas was assembled to analyze the system and identify bottlenecks and areas for improvement. This paper will describe the tools and methodology used by this team to perform the analysis and identify the performance improvements. The result of this effort was achieving 25,149 tpmC on the TPC-C benchmark on the new 12-way system. When this system first became available in August 1997, this was the 4th highest tpmC and it had the highest tpmC of any single system (non-cluster) available.
Steven Kunkel, Bill Armstrong, Philip Vitale, "System Optimization for OLTP Workloads", IEEE Micro, vol.19, no. 3, pp. 56-64, May/June 1999, doi:10.1109/40.768504
1. L. Barroso, K. Gharachorloo, and E. Bugnion, "Memory System Characterization of Commercial Workloads," Proc. 25th Int'l Symp. Computer Architecture, June 1998, pp. 3-14.
2. A. Maynard, C. Donnelly, and B. Olszewski, “Contrasting Characteristics and Cache Performance of Technical and Multi-User Commercial Workloads,” Proc. Sixth Int'l Conf. Architectural Support for Programming Languages and Operating Systems, pp. 145-156, Oct. 1994.
3. L. Gwennap, "IBM Creates PowerPC Processors for AS/400," Microprocessor Report, Vol. 9, No. 10, July31, 1995.
4. F. Soltis, Inside the AS/400, Duke Press, Loveland, Colo., 1997.
5. http:/
6. K. Keeton, "The Impact of Database System Configuration on Computer Architecture Performance Evaluation," Proc. Tutorial Session with the Eighth Int'l Conf. ASPLOS, Oct. 1998.
7. S.S. Muchnick, Advanced Compiler Design and Implementation, Morgan Kaufmann, San Francisco, Calif., 1997.
8. W.J. Schmidt et al., "Profile-Directed Restructuring of Operating System Code," IBM Systems J., Vol. 37, No. 2, 1998, pp. 270-297.
9. R. Vaswani and J. Zahorjan, "The Implications of Cache Affinity on Processor Scheduling for Multiprogrammed, Shared Memory Multiprocessors," ACM, New York, Mar. 1991, pp. 26-40.
10. Apache processor description, .
11. C. Hristen, D. Lenoski, and J. Keen, "Measuring Memory Hierarchy Performance of Cache-Coherent Multiprocessors Using Micro Benchmarks," Proc. Supercomputing 97, IEEE Computer Soc. Press, Los Alamitos, Calif., Nov. 1997.
15 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool