Issue No. 06 - December (1994 vol. 14)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/40.331392
<p>Improving performance and scalability in shared-memory multiprocessors requires an appropriate solution to the well-known cache coherence problem. Hardware schemes-highly convenient because of their transparency for software-offer fully dynamic solutions, with an ability to achieve high performance. In Part 1 of this two-part series, we discussed the principles of the two major groups of hardware protocols and summarized relevant representatives. Here, we also briefly consider the coherence problem in multilevel cache hierarchies and large-scale, shared-memory multiprocessors.</p>
V. Milutinovic and M. Tomasevic, "Hardware Approaches to Cache Coherence in Shared-Memory Multiprocessors Part 2," in IEEE Micro, vol. 14, no. , pp. 61-66, 1994.