Issue No. 04 - August (1994 vol. 14)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/40.296166
<p>By examining the rate at which successive generations of processor and DRAM cycle times have been diverging over time, we can track the latency problem of computer memory systems. Our research survey starts with the fundamentals of single-level caches and moves to the need for multilevel cache hierarchies. We look at some of the current techniques for boosting cache performance, especially compiler-based methods for code restructuring and instruction and data prefetching. These two areas will likely yield improvements for a much larger domain of applications in the future.</p>
K. Boland and A. Dollas, "Predicting and Precluding Problems with Memory Latency," in IEEE Micro, vol. 14, no. , pp. 59-67, 1994.