The Community for Technology Leaders
Green Image
ABSTRACT
<p>The Gmicro/500, which features a RISC-like dual-pipeline structure for high-speed execution of basic instructions and represents a significant advance for the TRON architecture, is presented. Upwardly-object-compatible with earlier members of the Gmicro series, this microprocessor uses resident dedicated branch buffers to greatly enhance branch instruction execution speed. Its microprograms simultaneously use dual execution blocks to execute high-level language instructions effectively. Fabricated with a 0.6- mu m CMOS technology on a 10.9-mm*16-mm die, the chip operates at 50/66 MHz and achieves a processing rate of 100/132 MIPS.</p>
INDEX TERMS
CITATION
Fumio Arakawa, Mitsuyoshi Yamamoto, Hirokazu Aoki, Shigezumi Matsui, Norio Nakagawa, Ikuya Kawasaki, Ikuo Kudo, Susumu Narita, Kunio Uchiyama, "The Gmicro/500 Superscalar Microprocessor with Branch Buffers", IEEE Micro, vol. 13, no. , pp. 12-22, September/October 1993, doi:10.1109/40.237998
92 ms
(Ver )