The Community for Technology Leaders
Green Image
<p>The design of the Sparcle chip, which incorporates mechanisms required for massively parallel systems in a Sparc RISC core, is described. Coupled with a communications and memory management chip (CMMU) Sparcle allows a fast, 14-cycle context switch, an 8-cycle user-level message send, and fine-grain full/empty-bit synchronization. Sparcle's fine-grain computation, memory latency tolerance, and efficient message interface are discussed. The implementation of Sparcle as a CPU for the Alewife machine is described.</p>

A. Agarwal et al., "Sparcle: An Evolutionary Processor Design for Large-Scale Multiprocessors," in IEEE Micro, vol. 13, no. , pp. 48-61, 1993.
87 ms
(Ver 3.3 (11022016))