Issue No. 03 - May/June (1993 vol. 13)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/40.216745
<p>The techniques of pipelining, superscalar execution, and branch prediction used in the Pentium CPU, which integrates 3.1 million transistors in 0.8- mu m BiCMOS technology, are described. The technology improvements associated with the three most recent microprocessor generations are outlined. The Pentium's compatibility, performance, organization, and development process are also described. The compiler technology developed with the Pentium microprocessor, which includes machine-independent optimizations common to current high-performance compilers, such as inlining, unrolling, and other loop transformations, is reviewed.</p>
D. Avnon and D. Alpert, "Architecture of the Pentium Microprocessor," in IEEE Micro, vol. 13, no. , pp. 11-21, 1993.