Issue No. 06 - November/December (1992 vol. 12)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/40.180242
<p>The characteristics of benchmark digital signal processing (DSP) algorithms are examined. These characteristics are used to suggest the features of an ideal DSP architecture, which is compared to current DSP and reduced instruction set computer (RISC) architectures. Timing comparisons taken from data books and research show that several on-the-market RISCs have a DSP performance close to or better than some DSP chips. Analysis of these DSP and RISC architectures leads to the suggestion of an ideal low-cost RISC DSP chip.</p>
M. R. Smith, "How RISCy is DSP?," in IEEE Micro, vol. 12, no. , pp. 10-23, 1992.