Issue No. 03 - May/June (1991 vol. 11)
pp: 14-17, 56-62
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/40.87565
<p>The IBM RISC System/6000, a superscalar microprocessor, is presented. The architecture of this processor has its instruction set specifically designed for a superscalar machine containing three independent units-branch, fixed-point, and floating-point. The design also emphasizes high-performance floating-point operations. The design principles are to offer maximum overlap of the three functional units, avoid dead cycles, and define instructions that can (for the most part) be completed at a rate of one per cycle. The branch cycle, fixed- and floating-point units, cache management, and performance are described. Benchmark results are given.</p>
R. R. Oehler and M. W. Blasgen, "IBM RISC System/6000: Architecture and Performance," in IEEE Micro, vol. 11, no. , pp. 14-17, 56-62, 1991.