The Community for Technology Leaders
Green Image
Issue No. 02 - March/April (1991 vol. 11)
ISSN: 0272-1732
pp: 16-19, 40-52
<p>The implementation of a coherence protocol and the cache-memory architecture for a Clipper-based multiprocessor prototype is described. The Clipper was chosen for its high-performance features: fast clock speed, internal caches, internal dual buses, sophisticated pipelining system, and integrated execution units. Previous experience in which a common bus caused the main performance bottleneck motivated the use of a private cache for each processor. The coherence protocol, called reduced state transitions (RST), is a modification of the Dragon protocol. In particular, the high performance of RST results from sophisticated architectural solutions, such as the use of buffers and overlapping a processor operation and a bus transaction. Additional performance improvement stems from the balance between several cache factors and careful tuning obtained by means of a simulation phase.</p>

C. A. Prete, "RST Cache Memory Design for a Highly Coupled Multiprocessor System," in IEEE Micro, vol. 11, no. , pp. 16-19, 40-52, 1991.
86 ms
(Ver 3.3 (11022016))