The Community for Technology Leaders
Green Image
Issue No. 05 - September/October (1990 vol. 10)
ISSN: 0272-1732
pp: 63-71
<p>Theoretical aspects of encoding cyclic redundant codes (CRCs) are reviewed. A method of designing hardware parallel encoders for CRCs that is based on digital system theory and z-transforms is presented. It allows designers to derive the logic equations of the parallel encoder circuit for any generator polynomial. A few interesting application areas for hardware parallel encoders are pointed out.</p>
Riccardo Sisto, Guido Albertengo, "Parallel CRC Generation", IEEE Micro, vol. 10, no. , pp. 63-71, September/October 1990, doi:10.1109/40.60527
82 ms
(Ver 3.3 (11022016))