Issue No. 04 - July/August (1990 vol. 10)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/40.57727
<p>The simulation of systems that include components at varying levels of abstraction is addressed. A performance model of a hierarchical discrete-event simulation algorithm running on a hypercube architecture is presented. The model allows the performance impact of decisions made in the design of the parallel processor as well as in the design of the simulation algorithm to be examined. Three static component partitioning strategies are considered: random partitioning, heuristic partitioning, and simulated annealing. The performance model is applied to digital system simulation.</p>
R. D. Chamberlain and M. A. Franklin, "Hierarchical Discrete-Event Simulation on Hypercube Architectures," in IEEE Micro, vol. 10, no. , pp. 10-20, 1990.