The Community for Technology Leaders
Green Image
Issue No. 03 - May/June (1990 vol. 10)
ISSN: 0272-1732
pp: 68-75
<p>A high-end microprocessor, the Gmicro/300, based on the TRON architecture specification is described. In contrast to other RISC (reduced-instruction-set-computer) or CISC (complex-instruction-set-computer) chips, it executes an instruction with a memory operand and a register operand in one clock cycle. Separate cache memories improve performance more than 13.8%. The Gmicro/300's pipeline structure, its other one-cycle structures, and the effects of using internal caches are discussed.</p>
Takeshi Kitahara, Taizo Satoh, "The Gmicro/300 32-Bit Microprocessor", IEEE Micro, vol. 10, no. , pp. 68-75, May/June 1990, doi:10.1109/40.56326
89 ms
(Ver 3.1 (10032016))