Issue No. 03 - May/June (1990 vol. 10)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/40.56323
<p>For pt.1 see ibid., February (1990). The memory subsystem, the external bus, chip and board testing, and design-verification methods for the 68040, a third-generation, full-32-bit microprocessor in the Motorola 68000 family, are discussed. The internal caches and memory management are examined at length. The external bus protocol, arbitration, snooping, and timing specifications are addressed. The MOVE16 instruction, which moves a cache line from one address (which may reside in the data cache) to another address outside the cache is described. User testing, based on dedicated test logic that is fully compliant with the IEEE 1149.1 standard, and factory testing, for which the processor employs structured design techniques for random logic and special test modes for embedded arrays, are examined. The use of top-down design and a hierarchical method of design verification is discussed.</p>
M. G. Gallup, W. B. Ledbetter, Jr., R. A. Reininger, E. E. Quintana, R. W. Edenfield and R. C. McGarity, "The 68040 Processor. 2. Memory Design and Chip," in IEEE Micro, vol. 10, no. , pp. 22-35, 1990.