The Community for Technology Leaders
Green Image
Issue No. 06 - November/December (1988 vol. 8)
ISSN: 0272-1732
pp: 30-48
ABSTRACT
<p>The WEDSP32C high-performance, programmable digital signal processor supports 32-bit floating-point arithmetic and is upwardly compatible with its predecessor, the WEDSP32. Because it is implemented in 0.75- mu m (effective channel length) CMOS technology, the second-generation device achieves high functional density with low power consumption. The DSP32C offers the following features: 25-Mflop operation; 16-Mb/s serial-input and serial-output ports; a 160-bit, parallel I/O port for control and data transfer; interrupt facilities; single-instruction mu -law and A-law data conversions; single-instruction conversions between integers and floating-point data; a byte-addressable, on-chip memory that is extendable off chip; direct memory access to and from internal and external memory via parallel and serial I/O ports; 16 Mbytes of address space; and IEEE Std. 754 floating-point format conversion. The authors describe the DSP32C's instruction set, architecture, and application development tools. The latter includes an assembler, a simulator, an optimizing C compiler, and special-purpose hardware.</p>
INDEX TERMS
CITATION
"The DSP32C: AT&T's Second Generation Floating Point Digital Signal Processor", IEEE Micro, vol. 8, no. , pp. 30-48, November/December 1988, doi:10.1109/40.16779
100 ms
(Ver 3.1 (10032016))