Issue No. 04 - July/August (1988 vol. 8)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/40.7771
<p>Design trade-offs for integrated microprocessors caches are examined. A model of cache utilization is introduced to evaluate the effects on cache performance of varying the block size. By considering the overhead cost of sorting address tags and replacement information along with data, it is found that large block sizes lead to more cost-effective cache designs than predicted by previous studies. When the overhead cost is high, caches that fetch only partial blocks on a miss perform better than similar caches that fetch entire blocks. This study indicates that lessons from mainframe and minicomputer design practice should be critically examined to benefit the design of microprocessors.</p>
M. J. Flynn and D. B. Alpert, "Performance Trade-Offs for Microprocessor Cache Memories," in IEEE Micro, vol. 8, no. , pp. 44-54, 1988.