group also devised programs to check between levels.

Table 3 outlines the group’s experience with the large chip methodology. Each successive design became more regular, had higher layout productivity, and fewer errors.

This is an edited version of a paper presented on February 18, 1981, at the International Solid-State Circuits Conference; a shorter version appeared in the ISSCC Digest of Technical Papers. The presenter was William W. Lattin of Intel Corporation; members of the iAPX 432 development group included Lattin, John A. Bayliss, David L. Budde, Stephen R. Colley, George W. Cox, Allan L. Goodman, Justin R. Rattner, William S. Richardson, and Roger C. Swanson.

Cover photo is courtesy of Jim Jarrett, Intel Corporation.