DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2011.73
Jing Zeng , AMD, austin
Ruifeng Guo , mentor graphics, wilsonville
Wu-Tung Cheng , mentor graphics, wilsonville
Michael Mateja , Advanced Micro Devices, Austin
Jing Wang , Advanced Micro Devices, Austin
Speed-path debug is a critical step in improving clock frequency of a design to meet the performance requirement. However, speed-path debug based on functional patterns can be very expensive. In this paper, we explore speed-path debug techniques based on at-speed scan test patterns. Enhancements are implemented to improve over an earlier proposed scan-based speed-path diagnosis algorithm. We further report the application results by applying the improved algorithm to a leading-edge high-performance microprocessor design.
B.2.3.a Diagnostics, B.2.3.d Test generation, B.2.3.d Test generation, B.2.3.a Diagnostics, B Hardware, B.6.2 Reliability and Testing, Hardware reliability, Built-in tests, design-for test, B Hardware, B.1.3 Control Structure Reliability, Testing, and Fault-Tolerance, B.1.3.a Diagnostics
J. Zeng, J. Wang, R. Guo, M. Mateja and W. Cheng, "Scan-based Speed-path Debug for a Microprocessor," in IEEE Design & Test of Computers.