Special Issue
6 Guest Editors’ Introduction: Silicon Debug and Diagnosis
Nicola Nicolici and Brady Benware

8 Linking the Verification and Validation of Complex Integrated Circuits Through Shared Coverage Metrics
Eddie Hung, Steven J. E. Wilton, and Brad Quinton

16 Evolution of Graphics Northbridge Test and Debug Architectures Across Four Generations of AMD ASICs
Arie Margulis, David Akselrod, Eric Rentschler, and Mike Ricchetti

26 Deriving Feature Fail Rate from Silicon Volume Diagnostics Data
Shobhit Malik, Thomas Hermann, Srimad Madhavan, Rao Desineni, Chris Schuermeyer, and Geir Eide

49 A New Approach for Automatic Test Pattern Generation in Register Transfer Level Circuits
Mohammad Mirzaei, Mahmoud Tabandeh, Bijan Alizadeh, and Zainalabedin Navabi

60 LCTI-SS: Low-Clock-Tree-Impact Scan Segmentation for Avoiding Shift Timing Failures in Scan Testing
Yuta Yamato, Kohei Miyase, Seiji Kajihara, Xiaoqing Wen, Laung-Terng Wang, and Michael A. Kochte

71 Design Methods for Parallel Hardware Implementation of Multimedia Iterative Algorithms
Vincenzo Rana, Ivan Beretta, David Atienza, Alessandro A. Nacci, Marco D. Santambrogio, and Donatella Sciuto

81 SAT-Based Analysis of Sensitizable Paths
Matthias Sauer, Alexander Czutro, Tobias Schubert, Stefan Hillebrecht, Bernd Becker, and Ilia Polian

Other Features
36 Dynamic Specification Testing and Diagnosis of High-Precision Sigma-Delta ADCs
Sehun Kook, Antra Banerjee, and Abhijit Chatterjee