

TECHNICAL AREAS

Analog and Mixed-Signal Test: Haralampos Stratigopoulos, TIMA Labs; haralampos.stratigopoulos@imag.fr

Biomedical Circuits and Systems: Mohamad Sawan, University of Montreal; mohamad.sawan@polymtl.ca

Reconfigurable Embedded Systems: Jan Madsen, Technical University of Denmark; jan@imm.dtu.dk

Deep-Submicron IC Design and Analysis: Sani Nassif, IBM; nassif@us.ibm.com

Defect-Based Test: Adit Singh, Auburn University; adsingh@eng.auburn.edu

DFM and Yield: Anne E. Gattiker, IBM; gattiker@us.ibm.com

Design-for-Testability: Rubin Parekhji, Texas Instruments (India); parekhji@ti.com

Economics of Design and Test: Magdy Abadir, Freescale Semiconductor; m.abadir@freescale.com

Embedded Real-Time Systems: Prabhat Mishra, University of Florida; prabhat@cise.ufl.edu

Embedded Test: Sybille Hellebrand, University of Paderborn, Germany; sybille.hellebrand@uni-paderborn.de

Emerging Technologies: Yuan Xie, Pennsylvania State University; yuanxie@cse.psu.edu

Hardware Trust and Secure ICs: Mohammad Tehranipoor, University of Connecticut; tehrani@engr.uconn.edu

Physical Design Automation: Yao-Wen Chang, National Taiwan University; ywchang@cc.ee.ntu.edu.tw

Low Power Systems and Green Computing: Anand Raghunathan, Purdue University; raghunathan@purdue.edu

Memory Design and Test: Cheng-Wen Wu, National Tsing Hua University; cww@ee.nthu.edu.tw

Online Testing and Fault Tolerance: Qiang Xu, Chinese University of Hong Kong; qxu@cse.cuhk.edu.hk

Performance Issues in IC Design: Sachin Sapatnekar, University of Minnesota; sachin@ece.umn.edu

Silicon Debug: Nicola Nicolici, McMaster University, Canada; nicola@ece.mcmaster.ca

SoC and 3D IC Testing: Erik Jan Marinissen, IMEC, Belgium; erik.jan.marinissen@imec.be

Interconnect Technologies: Partha Pratim Panda, Washington State University; pande@eecs.wsu.edu

System Modeling and Verification: Chris Myers, University of Utah; myers@ece.utah.edu

DEPARTMENTS

Book Reviews: Scott Davidson, Oracle, scott.davidson@oracle.com; Grant Martin, Tensilica, gmartin@ieee.org; and Igor Markov, University of Michigan, igor.markov1@gmail.com

CEDA Currents: Rajesh K. Gupta, University of California, San Diego; gupta@cs.ucsd.edu

Reports and Summaries: Yervant Zorian, Synopsys; yervant.zorian@synopsys.com

DATC Newsletter: Joe Damore; joepdamore@aol.com

Interviews: Erik Jan Marinissen, IMEC; eric.jan.marinissen@imec.be

The Last Byte: Scott Davidson, Oracle; scott.davidson@oracle.com

Perspectives: Rajesh K. Gupta, University of California, San Diego, gupta@cs.ucsd.edu; Yervant Zorian, Synopsys, yervant.zorian@synopsys.com; and Rob Aitken, Arm Ltd., Rob.Aitken@arm.com

The Road Ahead: Andrew Kahng, University of California, San Diego; abk@ucsd.edu

Roundtables: David Yeh, SRC; david.yeh@src.org

Standards (Design): Stan Krolikoski, Cadence Design Systems; stanleyk@cadence.com

Standards (Test): Bill Eklow, Cisco; beklow@cisco.com

TTTC Newsletter: Theocharis Theocharides, University of Cyprus, Nicosia; ttheocharides@ucy.ac.cy

Tutorials: Dimitris Gizopoulos, University of Athens; dgizop@di.uoa

D&T ALLIANCE PROGRAM

DTAP chair: Yervant Zorian, Synopsys; yervant.zorian@synopsys.com

Asia: Hidetoshi Onodera, Kyoto University; onodera@i.kyoto-u.ac.jp

DAC: Andrew Kahng, University of California, San Diego; abk@ucsd.edu

DATC: Joe Damore; joepdamore@aol.com

DATE: Ahmed Jerraya, CEA-LETI; ahmed.jerraya@cea.fr

Europe: Bernard Courtois, TIMA-CMP; bernard.courtois@imag.fr

Latin America: Ricardo Reis, Universidade Federal do Rio Grande do Sul; reis@inf.ufrgs.br

TTTC: André Ivanov, University of British Columbia; ivanov@ece.ubc.ca

STEERING COMMITTEE

Glen Gulak, University of Toronto; gulak@eecg.toronto.edu

Sachin Sapatnekar, University of Minnesota; http://www.ece.umn.edu/~sachin/

Gianluca Setti, University of Ferrara; gsetti@ing.unife.it

Yervant Zorian, Synopsys; yervant.zorian@synopsys.com

ADVISORY BOARD

Anthony Ambler, University of South Carolina; ambler@cec.sc.edu

Tom Williams, Synopsys; t.williams@computer.org

Rajesh Gupta, University of California, San Diego; gupta@cs.ucsd.edu

Cover Design
Alex Torres; unclesalextores@aol.com

Editor-in-Chief Emeritus
Tim Cheng, University of California, Santa Barbara; timcheng@ece.ucsb.edu

Editor-in-Chief
Krishnendu Chakrabarty, Duke University; krish@ee.duke.edu

Associate Editor-in-Chiefs
Grant Martin, Tensilica; g.martin@ieee.org

Scott Davidson, Oracle; scott.davidson@oracle.com

IEEE Periodicals/Magazines

Department
445 Hoes Lane, Piscataway, NJ 08854 USA +1 732 562 3950, fax +1 732 981 1855; www.ieee.org/magazines

William A. Colacchio, Senior Managing Editor; w.colacchio@ieee.org

Jessica Barragué, Managing Editor; j.barrague@ieee.org

Geraldine Krolin-Taylor, Senior Managing Editor; g.krolin-taylor@ieee.org

Janet Dudar, Senior Art Director; j.dudar@ieee.org

Gail A. Schnitzer, Assistant Art Director; g.schnitzer@ieee.org

Theresa L. Smith, Production Coordinator; tsmith@ieee.org

Peter M. Tuohy, Production Director; p.tuohy@ieee.org

Felicia Spagnoli, Advertising Production Manager; f.spagnoli@ieee.org

Dawn Melley, Editorial Director; d.melley@ieee.org

Fran Zappulla, Staff Director, IEEE Publishing Operations

Submission Information: Submit a Word, pdf, text, or PostScript version of your submission to Manuscript Central, <https://mc.manuscriptcentral.com/cs-ieee>

Editorial: Unless otherwise stated, bylined articles and columns, as well as product and service descriptions, reflect the author's or firm's opinion. Inclusion in *IEEE Design & Test of Computers* does not necessarily constitute endorsement by IEEE, the IEEE Computer Society, or the IEEE Circuits and Systems Society. All submissions are subject to editing for style, clarity, and length.

IEEE Design and Test of Computers (ISSN 0740-7475) is published bimonthly by the Institute of Electrical and Electronics Engineers, Inc. Headquarters: 3 Park Avenue, 17th Floor, New York, NY 10016-5997 USA. Responsibility for the contents rests upon the authors and not upon the IEEE, the Society, or its members. IEEE Operations Center (for orders, subscriptions, address changes): 445 Hoes Lane, Piscataway, NJ 08854 USA. Telephone: +1 732 981 0060, +1 800 678 4333. Individual copies: IEEE members US\$20.00 (first copy only), nonmembers US\$132.00 per copy. Subscription Rates: Society members included with membership dues. Subscription rates available upon request. Copyright and reprint permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. Copyright law for the private use of patrons 1) those post-1977 articles that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923 USA; 2) pre-1978 articles without fee. For other copying, reprint, or republication permission, write Copyrights and Permissions Department, IEEE Operations Center, 445 Hoes Lane, Piscataway, NJ 08854 USA. Copyright © 2012 by the Institute of Electrical and Electronics Engineers, Inc. All rights reserved. Periodicals postage paid at New York, NY, and at additional mailing offices. Postmaster: Send address changes to IEEE Design & Test of Computers, IEEE Operations Center, 445 Hoes Lane, Piscataway, NJ 08854 USA. Canadian GST #125634188. Printed in U.S.A.