Issue No. 04 - July/August (2011 vol. 28)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2011.83
Vaughn Betz , University of Toronto
<p>The degree of parallelism and ability to customize the RAM and data path architecture to the computation have enabled FPGAs to replace custom ASIC chips in many designs. Teams of highly skilled engineers crafting HDL code are the Formula-1 teams of the FPGA world, optimizing data paths from the thousands of programmable elements in an FPGA.</p>
design and test, FPGAs, parallelism
V. Betz, "FPGAs, Programming Models, and Kit Cars," in IEEE Design & Test of Computers, vol. 28, no. , pp. 112, 2011.