The Community for Technology Leaders
RSS Icon
Issue No.04 - July/August (2011 vol.28)
pp: 68-77
Greg Stitt , University of Florida
Alan George , University of Florida
Herman Lam , University of Florida
Melissa Smith , Clemson University
Vikas Aggarwal , University of Florida
Gongyu Wang , University of Florida
James Coole , University of Florida
Casey Reardon , MITRE Corp.
Brian Holland , SRC Computers, LLC
Seth Koehler , Altera Corp.
<p><it>Editor's note:</it></p><p>As part of their ongoing work with the National Science Foundation (NSF) Center for High-Performance Reconfigurable Computing (CHREC), the authors are developing a complete tool chain for FPGA-based acceleration of scientific computing, from early-stage assessment of applications down to rapid routing. This article provides an overview of this tool chain.</p><p align="right"><it>&#x2014;George A. Constantinides (Imperial College London) and Nicola Nicolici (McMaster University)</it></p>
design and test, FPGAs, reconfigurable computing, productivity, design automation, design-space exploration, tool flow
Greg Stitt, Alan George, Herman Lam, Melissa Smith, Vikas Aggarwal, Gongyu Wang, James Coole, Casey Reardon, Brian Holland, Seth Koehler, "An End-to-End Tool Flow for FPGA-Accelerated Scientific Computing", IEEE Design & Test of Computers, vol.28, no. 4, pp. 68-77, July/August 2011, doi:10.1109/MDT.2011.46
1. A. De Hon, "The Density Advantage of Configurable Computing," Computer, vol. 33, no. 4, 2000, pp. 41-49.
2. A. George, H. Lam, and G. Stitt, "Novo-G: At the Forefront of Scalable Reconfigurable Supercomputing," IEEE Computing in Science and Engineering, vol. 13, no. 1, 2011, pp. 82-86.
3. B. Nelson et al., "Design Productivity for Configurable Computing," Proc. Int'l Conf. Eng. of Reconfigurable Systems and Algorithms (ERSA 08), CSREA Press, 2008, pp. 57-66.
4. R. Haney et al., "The HPEC Challenge Benchmark Suite," High-Performance Embedded Computing Workshop, 2005; hpecChallengePresentation.Haney.2005.pdf .
5. B. Holland, K. Nagarajan, and A. George, "RAT: RC Amenability Test for Rapid Performance Prediction," ACM Trans. Reconfigurable Technology and Systems, vol. 1, no. 4, 2009, pp. 1-31.
6. S. Koehler, G. Stitt, and A. George, "Platform-Aware Bottleneck Detection for Reconfigurable Computing Applications," ACM Trans. Reconfigurable Technology and Systems, to be published in Sept. 2011.
7. C. Reardon et al., "RCML: An Environment for Estimation Modeling of Reconfigurable Computing Systems," ACM Trans. Embedded Computing Systems, to be published.
8. G. Wang et al., "A Framework for Core-Level Modeling and Design of Reconfigurable Computing Algorithms," Proc. 3rd Int'l Workshop High-Performance Reconfigurable Computing Technology and Applications (HPRCTA 09), ACM Press, 2009, pp. 29-38.
9. V. Aggarwal et al., "SCF: A Device- and Language-Independent Task Coordination Framework for Reconfigurable, Heterogeneous Systems," Proc. 3rd Int'l Workshop High-Performance Reconfigurable Computing Technology and Applications (HPRCTA 09), ACM Press, 2009, pp. 19-28.
10. G. Gibeling et al., The RAMP Architecture, Language and Compiler, tech. report, Dept. of Electrical Engineering and Computer Science, Univ. of California, Berkeley, 2007; http:/
11. J. Coole and G. Stitt, "Intermediate Fabrics: Virtual Architectures for Circuit Portability and Fast Placement and Routing," Proc. 5th IEEE/ACM Int'l Conf. Hardware/Software Codesign and System Synthesis (CODES/ISSS 10), ACM Press, 2010, pp. 13-22.
12. N. Kapre et al., "Packet-Switched vs. Time-Multiplexed FPGA Overlay Networks," Proc. IEEE Symp. Field-Programmable Custom Computing Machines (FCCM 06), IEEE CS Press, 2006, pp. 205-216.
15 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool