The Community for Technology Leaders
Green Image
Issue No. 03 - May/June (2011 vol. 28)
ISSN: 0740-7475
pp: 64-75
Nathan Kupp , Yale University
He Huang , Yale University
Yiorgos Makris , Yale University,
Petros Drineas , Rensselaer Polytechnic Institute
<p>As the semiconductor industry continues scaling devices toward smaller process nodes, maintaining acceptable yields despite process variations has become increasingly challenging. Analog and RF circuits are particularly sensitive to process variations. This article discusses the challenges of cost-effective postfabrication performance calibration in such analog and RF devices and introduces a single-test, single-tuning-step method to constrain cost and complexity while reaping the benefits of a tunable design.</p>
design and test, analog and RF, postfabrication performance calibration, tuning, yield

P. Drineas, H. Huang, N. Kupp and Y. Makris, "Improving Analog and RF Device Yield through Performance Calibration," in IEEE Design & Test of Computers, vol. 28, no. , pp. 64-75, 2010.
88 ms
(Ver 3.3 (11022016))