The Community for Technology Leaders
Green Image
Issue No. 01 - January/February (2011 vol. 28)
ISSN: 0740-7475
pp: 14-21
Adrian Paparelli , IBM, Essex Junction
Mark Jacunski , IBM, Essex Junction
Darren Anand , IBM, Essex Junction
Kevin Gorman , IBM, Essex Junction
<p>Editor's note:</p><p>As power and density requirements for embedded memories grow, products ranging from mobile applications to high-performance microprocessors are increasingly looking toward eDRAM as an alternative to SRAM. This article describes the state of the art in eDRAM architecture and design with a particular focus on test challenges and solutions.</p><p align="right">&#x2014;Leland Chang, IBM T.J. Watson Research Center</p>
design and test; semiconductor memories; DRAM; design styles; cache memories; reliability, testing, and fault tolerance; diagnostics; error checking; redundant design; test generation
Adrian Paparelli, Mark Jacunski, Darren Anand, Kevin Gorman, "Embedded DRAM in 45-nm Technology and Beyond", IEEE Design & Test of Computers, vol. 28, no. , pp. 14-21, January/February 2011, doi:10.1109/MDT.2011.2
80 ms
(Ver 3.3 (11022016))