The Community for Technology Leaders
Green Image
Issue No. 05 - September/October (2009 vol. 26)
ISSN: 0740-7475
pp: 92-104
Lei He , University of California, Los Angeles
Mau-Chung Frank Chang , University of California, Los Angeles
Hao Yu , Berkeley Design Automation
ABSTRACT
<p>Existing shield insertion for multiple signal nets can lead to a nonuniformly distributed, capacitive-coupling length and inductive return paths, introducing large delays and delay variation by crosstalk. This article discusses a twisted, staggered interconnect structure that reduces both inductive and capacitive crosstalk. The proposed design reduces delay by 25% and reduces delay variation by 25&#x00D7; compared to designs employing coplanar shields.</p>
INDEX TERMS
on-chip signaling, crosstalk reduction, shield insertion, interconnect structure, chip multiprocessors
CITATION
Lei He, Mau-Chung Frank Chang, Hao Yu, "Robust On-Chip Signaling by Staggered and Twisted Bundle", IEEE Design & Test of Computers, vol. 26, no. , pp. 92-104, September/October 2009, doi:10.1109/MDT.2009.121
98 ms
(Ver 3.1 (10032016))