The Community for Technology Leaders
Green Image
Issue No. 04 - July/August (2009 vol. 26)
ISSN: 0740-7475
pp: 78-87
Yuan Xie , Pennsylvania State University
Yibo Chen , Pennsylvania State University
<p>Editor's note:</p><p>CMOS process variability is a major challenge in deep-submicron SoC designs. The variations in transistor parameters are complicating both timing and power consumption prediction. This article surveys recent progress in the statistical high-level synthesis area.</p><p>&#x2014;Philippe Coussy, Universit&#x00E9; de Bretagne-Sud</p>
statistical high-level synthesis, design and test, process variation, parametric yield

Y. Chen and Y. Xie, "Statistical High-Level Synthesis under Process Variability," in IEEE Design & Test of Computers, vol. 26, no. , pp. 78-87, 2009.
97 ms
(Ver 3.3 (11022016))