The Community for Technology Leaders
Green Image
Issue No. 04 - July/August (2009 vol. 26)
ISSN: 0740-7475
pp: 58-67
Sumit Ahuja , Virginia Polytechnic and State University
Chad Spackman , CebaTech
Sandeep K. Shukla , Virginia Polytechnic and State University
<p>Editor's note:</p><p>This article shows how design space exploration can be realized through high-level synthesis. It presents a case study of a hardware implementation of the Advanced Encryption Standard (AES) Rijndael algorithm. Starting from the algorithmic specification, the authors generate various architectures by using the C2R compiler.</p><p align="right">&#x2014;Philippe Coussy, Universit&#x00E9; de Bretagne-Sud</p>
high-level synthesis, design and test, ESL, ASIC, FPGA, ANSI C, Verilog, verification, power reduction, C2R methodology

S. T. Gurumani, C. Spackman, S. K. Shukla and S. Ahuja, "Hardware Coprocessor Synthesis from an ANSI C Specification," in IEEE Design & Test of Computers, vol. 26, no. , pp. 58-67, 2009.
84 ms
(Ver 3.3 (11022016))