The Community for Technology Leaders
Green Image
Issue No. 04 - July/August (2009 vol. 26)
ISSN: 0740-7475
pp: 8-17
Philippe Coussy , Université de Bretagne-Sud, Lab-STICC
Daniel D. Gajski , University of California
Michael Meredith , Forte Design Systems
Andres Takach , Mentor Graphics
<p>Editor's note:</p><p>High-level synthesis raises the design abstraction level and allows rapid generation of optimized RTL hardware for performance, area, and power requirements. This article gives an overview of state-of-the-art HLS techniques and tools.</p><p align="right">&#x2014;Tim Cheng, Editor in Chief</p>
high-level synthesis, RTL abstraction, custom processors, hardware synthesis and verification, architectures, design and test

P. Coussy, M. Meredith, A. Takach and D. D. Gajski, "An Introduction to High-Level Synthesis," in IEEE Design & Test of Computers, vol. 26, no. , pp. 8-17, 2009.
93 ms
(Ver 3.3 (11022016))