The Community for Technology Leaders
RSS Icon
Issue No.03 - May/June (2009 vol.26)
pp: 78-86
Vladimir A. Zivkovic , NXP Semiconductors
Jan Schat , NXP Semiconductors
Frank van der Heyden , NXP Semiconductors
Geert Seuren , NXP Semiconductors
<p>This article describes test development for embedded mixed-signal and RF modules in core-based design. The test development approach is fully automated and encompasses a DFT architecture that supports an arbitrary test method. Fully compliant with existing IEEE test standards, the proposed approach has been used for test development and characterization of mixed-signal cores in several industrial products. Two SoC examples emphasize its benefits and performance.</p>
mixed-signal test, DFT architecture, computer-aided test, core-based test
Vladimir A. Zivkovic, Jan Schat, Frank van der Heyden, Geert Seuren, "Core-Based Testing of Embedded Mixed-Signal Modules in a SoC", IEEE Design & Test of Computers, vol.26, no. 3, pp. 78-86, May/June 2009, doi:10.1109/MDT.2009.55
1. IEEE Std 1500-2005, IEEE Standard for Embedded Core Test, IEEE, 2005, .
2. Y. Zorian, E.J. Marinissen, and S. Dey, "Testing Embedded-Core Based System Chips," Proc. Int'l Test Conf. (ITC 98), IEEE CS Press, 1998, pp. 130-143.
3. P. Clarke, "Analog, Mixed-Signal Set to Invigorate IP Market, Says Gartner," EE Times, June 2005; .
4. IEEE Std 1149.4-1999, Mixed-Signal Test Bus, IEEE, 1999, html.
5. J. Verfaillie and D. Haspelslagh, "A General-Purpose Design-for-Test Methodology at the Analog-Digital Boundary of Mixed-Signal VLSI," J. Electronic Testing: Theory and Application, vol. 9, nos. 1-2, 1996, pp. 109-115.
6. A. Sehgal et al., "Test Planning for Mixed-Signal SoCs with Wrapped Analog Cores," Proc. IEEE Conf. Design, Automation, and Test in Europe (DATE 05), IEEE CS Press, 2005, pp. 50-55.
7. M. Stancic, L. Fang, and H.G. Kerkhoff, "Mixed-Signal Core Based Testing," Proc. IEEE European Test Workshop (ETW 00), IEEE CS Press, 2000, pp. 279-280.
8. G. Krampl, M. Rona, and G. Tauber, "Test Setup Simulation—A High Performance VHDL-Based Virtual Test Solution Meeting Industrial Requirements," Proc. Int'l Test Conf. (ITC 02), IEEE CS Press, 2002, pp. 870-878.
9. V.A. Zivkovic et al., "A Generic Infrastructure for Testing SoC's with Mixed-Signal/RF Modules," Proc. 12th IEEE Int'l Mixed-Signal Testing Workshop (IMSTW 06), IEEE CS Press, 2006, pp. 90-95.
10. J. Pineda de Gyvez, G. Gronthoud, and R. Amine, "Vdd Ramp Testing for RF Circuits," Proc. Int'l Test Conf. (ITC 03), IEEE CS Press, 2003, pp. 651-658.
11. T. Waayers, "An Improved Test Control Architecture and Test Control Expansion for Core-Based System Chips," Proc. Int'l Test Conf. (ITC 03), IEEE CS Press, 2003, pp. 1145-1154.
19 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool