The Community for Technology Leaders
Green Image
Issue No. 03 - May/June (2009 vol. 26)
ISSN: 0740-7475
pp: 70-77
Babu Turumella , Sun Microsystems
Ishwar Parulkar , Sun Microsystems
<p>This article describes a comprehensive approach for silicon debug of a server chipset that includes a high-performance, third-generation chip-multithreaded (CMT) Sparc microprocessor. Efficiently debugging the chipset required a combination of debug features in silicon and system platforms, firmware support for debug, test generation tools, and debug data interpretation tools. Several useful lessons were learned in the process.</p>
verification, test generation, design and test, multithreaded processors, server chipset, debug, SerDes, CMT Sparc microprocessor, RAS
Babu Turumella, Ishwar Parulkar, "Comprehensive Approach to High-Performance Server Chipset Debug", IEEE Design & Test of Computers, vol. 26, no. , pp. 70-77, May/June 2009, doi:10.1109/MDT.2009.53
87 ms
(Ver 3.3 (11022016))