The Community for Technology Leaders
Green Image
Issue No. 02 - March/April (2009 vol. 26)
ISSN: 0740-7475
pp: 64-73
Yu-Tsao Hsing , National Tsing Hua University
Cheng-Wen Wu , National Tsing Hua University
Li-Ming Denq , National Tsing Hua University
ABSTRACT
<p>Many embedded memories in SoCs have wide data words, leading to a high routing penalty in the BIST circuits. This novel hybrid BIST architecture reduces this routing penalty, while allowing at-speed test and diagnosis of memory cores. The MECA system facilitates mapping the diagnostic syndrome to the memory cell's defect information. A failure bitmap viewer provides visual information for design and process diagnostics.</p>
INDEX TERMS
routing penalty, at-speed testing, hybrid BIST, diagnostic syndrome, failure bitmap, yield enhancement, MECA system, routing-area overhead
CITATION
Yu-Tsao Hsing, Cheng-Wen Wu, Li-Ming Denq, "Hybrid BIST Scheme for Multiple Heterogeneous Embedded Memories", IEEE Design & Test of Computers, vol. 26, no. , pp. 64-73, March/April 2009, doi:10.1109/MDT.2009.37
88 ms
(Ver 3.1 (10032016))