The Community for Technology Leaders
Green Image
Issue No. 02 - March/April (2009 vol. 26)
ISSN: 0740-7475
pp: 4
<p>Risks are notably increasing in the design of complex SoCs at the 65-nm technology node and beyond. Escalating design costs, increasing profitability and time-to-market pressures, and skyrocketing power consumption&#x2014;in conjunction with a lower first-silicon success rate, and lower chip manufacturability and reliability&#x2014;are among the key challenges that chip makers are confronting. To minimize the risks in the face of these challenges requires skillful management of the design process, which has become a core competency of leading chip makers. This issue of <it>Design &#x0026; Test</it> features a special issue on the management of emerging SoC development. The special issue consists of four articles, contributed by experienced design managers from leading semiconductor companies. In addition, four general-interest articles address diverse design and test issues.</p>
design and test, SoC development, design challenges, design management
"Managing design and test challenges", IEEE Design & Test of Computers, vol. 26, no. , pp. 4, March/April 2009, doi:10.1109/MDT.2009.40
104 ms
(Ver 3.1 (10032016))