The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.01 - January/February (2009 vol.26)
pp: 88-93
ABSTRACT
In his keynote address at the 2007 International Test Conference, Gadi Singer (vice president of the Mobility Group and general manager of the SOC Enabling Group at Intel) provided Intel's perspective on evolving computing trends, continuing and future challenges of nanoscale device integration, the resulting gigascale complexity, and the implications of all this for test.
INDEX TERMS
Nanotechnology, Nanoscale devices, Computer aided instruction, Internet, Mobile communication, Automatic testing, Conference management, Density measurement, Foot, Extraterrestrial measurements,test, Gadi Singer, Intel, computing trends, nanoscale device integration, gigascale complexity
CITATION
G. Singer, R. Galivanche, S. Patil, M. Tripp, "The Challenges of Nanotechnology and Gigacomplexity", IEEE Design & Test of Computers, vol.26, no. 1, pp. 88-93, January/February 2009, doi:10.1109/MDT.2009.20
REFERENCES
1. H.H. Goldstine and A. Goldstine, "The Electronic Numerical Integrator and Computer," IEEE Annals of the History of Computing, vol. 18, no. 1, Spring 1996, pp. 10-16.
2. "Introducing the 45-nm Next-Generation Intel Core Microarchitecture," white paper, Intel, Nov. 2007, http:// developer.intel.com/technology/architecture-silicon/intel64/45nm-core2_whitepaper.pdfhttp://www.intel.com.
3. G. Gerosa et al., "A Sub-1W to 2W Low-Power IA Processor for Mobile Internet Devices and Ultra-Mobile PCs in 45 nm Hi-K Metal Gate CMOS," Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC 08), IEEE Press, 2008, pp. 256-257, 611.
4. S. Tyagi et al., "A 130 nm Generation Logic Technology Featuring 70 nm Transistors, Dual Vt Transistors and 6 Layers of Cu Interconnects," Proc. Int'l Electron Devices Meeting (IEDM 00), IEEE Press, 2000, pp. 567-570.
5. S. Thompson et al., "A 90 nm Logic Technology Featuring 50 nm Strained Silicon Channel Transistors, 7 Layers of Cu Interconnects, Low k ILD, and 1 um2SRAM Cell," Proc. Int'l Electron Devices Meeting (IEDM 02), IEEE Press, 2002, pp. 61-64.
6. K. Mistry et al., "A 45 nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193 nm Dry Patterning, and 100% Pb-free Packaging," Proc. Int'l Electron Devices Meeting (IEDM 07), IEEE Press, 2007, pp. 243-246.
36 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool