The Community for Technology Leaders
Green Image
TABLE OF CONTENTS
Issue No. 05 - September-October (vol. 25)
ISSN: 0740-7475
In-Circuit Emulation

Staff listing (PDF)

pp. 397

ITC 2008 Highlights (PDF)

pp. 398-399

Guest Editors' Introduction: Tackling Key Problems in NoCs (PDF)

Radu Marculescu , Carnegie Mellon University
Li-Shiuan Peh , Princeton University
pp. 400-401

Signal Integrity Enhancement in Digital Circuits (Abstract)

Jorge Filipe L C Semia̅o , Sch. of Technol., Univ. of Algarve, Faro, Portugal
Leonardo Bisch Piccoli , Pontifical Catholic Univ. of Rio Grande do Sul, Porto Alegre, Brazil
Fabian Luis Vargas , Pontifical Catholic Univ. of Rio Grande do Sul, Porto Alegre, Brazil
Marcial Jesus Rodriguez Irago , Univ. of Vigo, Vigo, Spain
Juan J Rodriguez-Andina , Univ. of Vigo, Vigo, Spain
Marcelino Bicho dos Santos , INESC-ID, Tech. Univ. of Lisbon, Lisbon, Portugal
Isabel Maria Cacho Teixeira , INESC-ID, Tech. Univ. of Lisbon, Lisbon, Portugal
Joao Paulo Teixeira , INESC-ID, Tech. Univ. of Lisbon, Lisbon, Portugal
pp. 452-461
Call for Papers

Special Issue on High-Level Synthesis (Abstract)

Andres Takach , (Mentor Graphics)
Philippe Coussy , (UEB-UBS University, LabSTICC)
pp. 393
From the EIC
Staff Listing

Staff listing (Abstract)

pp. 397
Perspectives

ITC 2008 Highlights (Abstract)

Nur A. Touba , University of Texas at Austin
pp. 398-399
Design and Test of Interconnects for Multicore Chips

Guest Editors' Introduction: Tackling Key Problems in NoCs (HTML)

Li-Shiuan Peh , Princeton University
Radu Marculescu , Carnegie Mellon University
pp. 400-401

COSI: A Framework for the Design of Interconnection Networks (Abstract)

Alberto Sangiovanni-Vincentelli , University of California, Berkeley
Luca P. Carloni , Columbia University
Alessandro Pinto , University of California, Berkeley
pp. 402-415

A Quality-Driven Design Approach for NoCs (Abstract)

Željko Žilić , McGill University
Jean-Samuel Chenard , McGill University
Stephan Bourduas , McGill University
pp. 416-428

Characterization of Equalized and Repeated Interconnects for NoC Applications (Abstract)

Byungsub Kim , Massachusetts Institute of Technology
Vladimir Stojanović , Massachusetts Institute of Technology
pp. 430-439

An Interconnect Strategy for a Heterogeneous, Reconfigurable SoC (Abstract)

Lorenzo Pieralisi , STMicroelectronics
Michael Hübner , University of Karlsruhe
Antonio Marcello Coppola , STMicroelectronics
Matthias Kühnle , University of Karlsruhe
Riccardo Locatelli , STMicroelectronics
Antonio Deledda , University of Bologna
Florian Ries , University of Bologna
Jürgen Becker , University of Karlsruhe
Tommaso DeMarco , STMicroelectronics
Fabio Campi , STMicroelectronics
Claudio Mucci , University of Bologna
Giuseppe Maruccia , STMicroelectronics
pp. 442-451
Enhancing Signal Integrity

Signal Integrity Enhancement in Digital Circuits (Abstract)

Fabian Luis Vargas , Pontific Catholic University of Rio Grande do Sul
Leonardo Bisch Piccoli , Pontific Catholic University of Rio Grande do Sul
Marcial Jesús Rodríguez Irago , University of Vigo
João Paulo Teixeira , INESC-ID, IST
Jorge Filipe L.C. Semião , University of Algarve
Juan J. Rodríguez-Andina , University of Vigo
pp. 452-461
Functional Verification

Verification of Pin-Accurate Port Connections (Abstract)

Chun-Yao Wang , National Tsing Hua University
Jing-Yang Jou , National Chiao Tung University
Juinn-Dar Huang , National Chiao Tung University
Geeng-Wei Lee , National Chiao Tung University
pp. 478-486
Perspectives
Book Reviews

Adapting to the times (Abstract)

Sachin Sapatnekar , University of Minnesota
pp. 496-497
CEDA Currents

CEDA Currents (Abstract)

pp. 500-502
The Last Byte
103 ms
(Ver 3.3 (11022016))