The Community for Technology Leaders
Green Image
Issue No. 05 - September-October (2007 vol. 24)
ISSN: 0740-7475
pp: 476-485
Mark Kassab , Mentor Graphics
Janusz Rajski , Mentor Graphics
Wu-Tung Cheng , Mentor Graphics
Jerzy Tyszer , Poznań University of Technology
Nilanjan Mukherjee , Mentor Graphics
Liyang Lai , Mentor Graphics
Grzegorz Mrugalski , Mentor Graphics
Manish Sharma , Mentor Graphics
This article presents a two-stage test response compactor with scan selection logic and an on-chip compare-and-response collector. This compactor is capable of handling a wide range of X state profiles, offers compression far higher than the ratio of scan chains to compactor outputs, and provides excellent diagnostic resolution.
DFT, embedded test, fault diagnosis, on-chip collection of test data, scan-based designs, selective compaction of test responses
Mark Kassab, Janusz Rajski, Wu-Tung Cheng, Jerzy Tyszer, Nilanjan Mukherjee, Liyang Lai, Grzegorz Mrugalski, Manish Sharma, "X-Tolerant Compactor with On-Chip Registration and Signature-Based Diagnosis", IEEE Design & Test of Computers, vol. 24, no. , pp. 476-485, September-October 2007, doi:10.1109/MDT.2007.177
77 ms
(Ver 3.3 (11022016))