Issue No. 04 - July/August (2007 vol. 24)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2007.146
John P. Hayes , University of Michigan
Igor L. Markov , University of Michigan
Smita Krishnaswamy , University of Michigan
Probabilistic faults are increasingly affecting logic circuits in the nanometer realm. Examples include transients caused by cosmic radiation, randomness in quantum and nanocircuits, and process variability in manufacturing. The authors of this article generalize the variations caused by these faults to the notion of a probabilistic fault model. They then delineate the differences between these faults and the more traditional deterministic faults. Such effects require a reformulation of testing and test-generation methods. In particular, the same fault can be detected by several test vectors, with varying probabilities. The authors call the probability that a test vector detects a fault its "sensitivity" to the fault. They propose test generation methods for probabilistic faults with the goal of bounding and estimating fault probabilities. Finally, the authors propose a fault-modeling framework for efficient representation of probabilistic faults, algorithms to compute test-vector sensitivity, and integer linear programming (ILP) to generate compact test sets with high probabilities of coverage.
probabilistic faults, logic circuit testing, integer linear programming, fault-modeling framework, test-vector sensitivity
John P. Hayes, Igor L. Markov, Smita Krishnaswamy, "Tracking Uncertainty with Probabilistic Logic Circuit Testing", IEEE Design & Test of Computers, vol. 24, no. , pp. 312-321, July/August 2007, doi:10.1109/MDT.2007.146