Issue No. 02 - March-April (2007 vol. 24)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2007.30
Jayanta Bhadra , Freescale Semiconductor
Magdy S. Abadir , Freescale Semiconductor
Li-C. Wang , University of California, Santa Barbara
Sandip Ray , University of Texas at Austin
The increasing size and complexity of industry hardware designs, along with stringent time-to-market requirements, have put a heavy burden on verification to ensure that designs are relatively bug free. A general theme successfully adopted by academia and several vendors is to apply multiple verification techniques so that they complement one another, resulting in an increase of the verification tool's overall effectiveness. Such integration must be carried out delicately and precisely so that the overall technique becomes more than merely a sum of the techniques. This article surveys the research that has taken place in this area.
functional verification, hybrid, formal techniques, informal techniques
J. Bhadra, M. S. Abadir, S. Ray and L. Wang, "A Survey of Hybrid Techniques for Functional Verification," in IEEE Design & Test of Computers, vol. 24, no. , pp. 112-122, 2007.