The Community for Technology Leaders
Green Image
Issue No. 05 - September/October (2006 vol. 23)
ISSN: 0740-7475
pp: 414-424
Carol de Benito , University of the Balearic Islands
Sebasti? A. Bota , University of the Balearic Islands
Josep L. Rossell? , University of the Balearic Islands
Jaume Segura , University of the Balearic Islands
It is a well-known phenomenon that test-mode switching activity and power consumption can exceed that of mission mode. Thus, testing can induce localized heating and temperature gradients with deleterious results. The authors quantify this problem and propose a novel design scheme to circumvent it.
clock skew, clock distribution network, temperature, interconnect delay
Carol de Benito, Sebasti? A. Bota, Josep L. Rossell?, Ali Keshavarzi, Jaume Segura, "Impact of Thermal Gradients on Clock Skew and Testing", IEEE Design & Test of Computers, vol. 23, no. , pp. 414-424, September/October 2006, doi:10.1109/MDT.2006.126
80 ms
(Ver 3.3 (11022016))