The Community for Technology Leaders
Green Image
Issue No. 03 - May/June (2006 vol. 23)
ISSN: 0740-7475
pp: 203-211
Davide Appello , STMicroelectronics
Paolo Bernardi , Politecnico di Torino
Michelangelo Grosso , Politecnico di Torino
Matteo Sonza Reorda , Politecnico di Torino
Editor's note: System-in-package integrates multiple dies in a common package. Therefore, testing SiP technology is different from system-on-chip, which integrates multiple vendor parts. This article provides test strategies for known-good-die and known-good-substrate in the SiP. Case studies provefeasibility using the IEEE 1500 test structure.
System-on-Chip, System-on-Package, System-in-Package, SiP, SoC, test access mechanism, IEEE1500 SECT, KGD

M. S. Reorda, M. Grosso, D. Appello and P. Bernardi, "System-in-Package Testing: Problems and Solutions," in IEEE Design & Test of Computers, vol. 23, no. , pp. 203-211, 2006.
90 ms
(Ver 3.3 (11022016))