Issue No. 02 - March/April (2006 vol. 23)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2006.52
Kaushik Roy , Purdue University
T.M. Mak , Intel
Kwang-Ting (Tim) Cheng , Universityy of California, Santa Barbara
Editor's note: Test technology faces new challenges as faults with increasingly complex behavior become predominant. Design approaches aimed at fixing some of the undesirable effects of nanometric technologies could jeopardize current test approaches. This article describes possible solutions to many of these challenges, including statistical timing and delay test, IDDQ test under exponentially increasing leakage, and power or thermal management architectures. --Michael Nicolaidis, iRoC Technologies
deep-submicron test, nanometer technologies, statistical timing, delay test
K. Roy, T. Mak and K. (. Cheng, "Test Consideration for Nanometer-Scale CMOS Circuits," in IEEE Design & Test of Computers, vol. 23, no. , pp. 128-136, 2006.