The Community for Technology Leaders
Green Image
Issue No. 06 - November/December (2005 vol. 22)
ISSN: 0740-7475
pp: 520-531
Tianpei Zhang , University of Minnesota
Brent Goplen , University of Minnesota
Yan Feng , University of Minnesota
Kia Bazargan , University of Minnesota
Sachin Sapatnekar , University of Minnesota
Hushrav Mogal , University of Minnesota
Cristinel Ababei , University of Minnesota
Advanced manufacturing and packaging techniques are permitting a glimpse at the near-future, where wires can go in three dimensions, and ICs made in diverse processes can be assembled together--sandwich like--to achieve ever higher levels of integration. This article focuses on a specific CAD problem in connection with 3D ICs: how to partition, place, and wire a design subject to various constraints on power, timing, and manufacturability.
Placement and routing, VLSI
Tianpei Zhang, Brent Goplen, Yan Feng, Kia Bazargan, Sachin Sapatnekar, Hushrav Mogal, Cristinel Ababei, "Placement and Routing in 3D Integrated Circuits", IEEE Design & Test of Computers, vol. 22, no. , pp. 520-531, November/December 2005, doi:10.1109/MDT.2005.150
89 ms
(Ver 3.3 (11022016))