The Community for Technology Leaders
Green Image
Issue No. 06 - November/December (2005 vol. 22)
ISSN: 0740-7475
pp: 512-518
Peter Benkart , Infineon Technologies and University of Ulm
Alexander Kaiser , University of Ulm
Markus Bschorr , University of Ulm
Holger Huebner , Infineon Technologies
Arne Heittmann , Infineon Technologies
Andreas Munding , University of Ulm
Hans-Joerg Pfleiderer , University of Ulm
Erhard Kohn , University of Ulm
Ulrich Ramacher , Infineon Technologies
A key enabler for 3D technologies is the ability to stack chips and buildinterconnects that connect circuitry in different layers of the stack. This articlepresents a technology overview of how to achieve this goal in a 3D fabricationprocess. It also shows measurements for characterizing these interconnects.
General, Integrated Circuits General
Peter Benkart, Alexander Kaiser, Markus Bschorr, Holger Huebner, Arne Heittmann, Andreas Munding, Hans-Joerg Pfleiderer, Erhard Kohn, Ulrich Ramacher, "3D Chip Stack Technology Using Through-Chip Interconnects", IEEE Design & Test of Computers, vol. 22, no. , pp. 512-518, November/December 2005, doi:10.1109/MDT.2005.125
92 ms
(Ver 3.1 (10032016))