The Community for Technology Leaders
Green Image
Issue No. 05 - September/October (2005 vol. 22)
ISSN: 0740-7475
pp: 434-442
Srinivasan Murali , Stanford University
Luca Benini , University of Bologna
N. Vijaykrishnan , Pennsylvania State University
Theocharis Theocharides , Pennsylvania State University
Giovanni De Micheli , Ecole Polytechnique Federale de Lausanne
Mary Jane Irwin , Pennsylvania State University
ABSTRACT
Error resiliency is a must for NoCs, but it must not incur undue costs--particularly in terms of energy consumption. Here, the authors present anauthoritative discussion of the trade-offs involved in various error recoveryschemes, enabling designers to make optimal decisions.
INDEX TERMS
Performance and Reliability, I/O and Data Communications
CITATION
Srinivasan Murali, Luca Benini, N. Vijaykrishnan, Theocharis Theocharides, Giovanni De Micheli, Mary Jane Irwin, "Analysis of Error Recovery Schemes for Networks on Chips", IEEE Design & Test of Computers, vol. 22, no. , pp. 434-442, September/October 2005, doi:10.1109/MDT.2005.104
103 ms
(Ver )