Issue No. 05 - September/October (2005 vol. 22)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2005.108
Partha Pratim Pande , Washington State University
Cristian Grecu , University of British Columbia
Andr? Ivanov , University of British Columbia
Resve Saleh , University of British Columbia
Giovanni De Micheli , Ecole Polytechnique Federale de Lausanne
For networks on chips to succeed as the next generation of on-chip interconnect, researchers must solve the major problems involved in designing, implementing, verifying, and testing them. This article surveys the latest NoC architectures, methods, and tools and shows what must happen to make NoCs part of a viable future.
VLSI, VLSI Systems, Automatic synthesis, Reliability, Testing, and Fault-Tolerance
A. Ivanov, C. Grecu, G. D. Micheli, R. Saleh and P. P. Pande, "Design, Synthesis, and Test of Networks on Chips," in IEEE Design & Test of Computers, vol. 22, no. , pp. 404-413, 2005.