Issue No. 05 - September/October (2005 vol. 22)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2005.111
Andr? Ivanov , University of British Columbia
Giovanni De Micheli , Ecole Polytechnique Federale de Lausanne
The network-on-chip paradigm is an emerging paradigm that effectively addresses and presumably can overcome the many on-chip interconnection and communication challenges that already exist in today's chips or will likely occur in future chips. <p>Effective on-chip implementation of network-based interconnect paradigms requires developing and deploying a whole new set of infrastructure IPs and supporting tools and methodologies. This special issue illustrates how, to date, engineers have successfully deployed NoCs to meet certain very-aggressive specifications. At the same time, the articles reveal many issues and challenges that require solutions if the NoC paradigm will indeed become a panacea or quasi-panacea for tomorrow?s SoCs.</p>
networks on chips, multiprocessor SoCs, on-chip interconnection network, on-chip communication, micronetworks, infrastructure IP
G. D. Micheli and A. Ivanov, "Guest Editors' Introduction: The Network-on-Chip Paradigm in Practice and Research," in IEEE Design & Test of Computers, vol. 22, no. , pp. 399-403, 2005.