Issue No. 05 - September/October (2005 vol. 22)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2005.117
Rajesh Gupta , Editor in Chief, <em>IEEE Design & Test</em>
As SoCs continue down the path to smaller geometries and higher integration, their performance measures are changing dramatically. The larger the chip, the greater the disparity between local logic speeds and their interconnect latencies. This issue explores on-silicon integration, discussing challenges in networks on chips, various NoC architectures, the Æthereal NoC, error recovery schemes for NoCs based on packet-switched communication fabrics, and interconnect structures for reconfigurable circuit blocks.
networks on chips, integration, SoCs, on-chip interconnects
R. Gupta, "On-chip networks," in IEEE Design & Test of Computers, vol. 22, no. , pp. 393, 2005.