Issue No. 04 - July/August (2005 vol. 22)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2005.94
Andr? DeHon , California Institute of Technology
Helia Naeimi , California Institute of Technology
To tolerate defects in molecular electronics, the authors propose techniques to bypass defective resources during the logic mapping phase. These techniques take advantage of intrinsic redundancy in molecular crossbars to tolerate defective nanowires and nanocrossbars. The proposed greedy mapping algorithm can tolerate a defect density of 10% with very low area overheads.
Redundant design, Reconfigurable hardware, Built-in tests, Reliability, Testing, and Fault-Tolerance, Testing strategies, integrated circuits, Logic Arrays, Advanced Technologies
A. DeHon and H. Naeimi, "Seven Strategies for Tolerating Highly Defective Fabrication," in IEEE Design & Test of Computers, vol. 22, no. , pp. 306-315, 2005.