IEEE Design & Test of Computers
2004 Annual Index, Volume 21

This index includes all items appearing in this periodical during 2004 that are considered to have archival value. (The item title is listed only under the primary author entry in the author index.)

Author Index

Ababir, M.S., see Mishra, P., Mar.-Apr. 04, pp. 122-131.
Almog, E., see Adir, A., Mar.-Apr. 04, pp. 84-93.
Ann Luh Hwei-Tsu, see Bin-Hong Lin, Jan.-Feb. 04, pp. 34-43.
Bayraktaroglu, I., see Ozev, S., Jan.-Feb. 04, pp. 44-55.
Bhaskar Chatterjee, see Bhaskar Chatterjee, May-June 04, pp. 248-258.
Caron, M.-C., see Keezer, D.C., July-Aug. 04, pp. 288-301.
Chang Tsin-Yuan, see Ming-Jun Hsiao, July-Aug. 04, pp. 322-330.
Chatterjee Bhaskar, see Bhaskar Chatterjee, May-June 04, pp. 248-258.
Cheng, K.-T., see Parhasarathy, G., Mar.-Apr. 04, pp. 132-143.
Cheng, K.-T., see Mak, T.M., May-June 04, pp. 241-248.
Cheng-Wen Wu, see Bin-Hong Lin, Jan.-Feb. 04, pp. 34-43.
Chen Kuang-Chien, see Chia-Chih Yen, Mar.-Apr. 04, pp. 111-120.
Chen Wei, see Jinan Lou, Jan.-Feb. 04, pp. 24-32.
DasGupta Sumit, see Sumit DasGupta, July-Aug. 04, pp. 271-273.
Designs Ashenden, see Ashenden, P.J., Mar.-Apr. 04, pp. 157-158.
Dutt, N., see Mishra, P., Mar.-Apr. 04, pp. 122-131.
Farahmand, T., see Ou, N., July-Aug. 04, pp. 302-313.
Fournier, L., see Adir, A., Mar.-Apr. 04, pp. 84-93.
Fudoli, A., see Appello, D., May-June 04, pp. 208-215.
Giarda, K., see Appello, D., May-June 04, pp. 208-215.
Gibson, J.D., see Scafield, C., Mar-Apr. 04, pp. 94-101.
Gizopoulos, D., see Zorian, Y., May-June 04, pp. 177-182.
Gupta, S.K., see Breuer, M.A., May-June 04, pp. 216-227.

Ha Soonhoi, see Chaeseok Im, Sept-Oct. 04, pp. 358-366.
Hill, D., and A.B. Kahng. “Guest Editors’ Introduction: RTL to
GDSII—From Foilware to Standard Practice,” [special section
intro.] Jan-Feb. 04, pp. 9-12.
Hojun Shim, Naehyuck Chang, and M. Pedram. “Backlight Power
Management Framework for Battery-Operated Multimedia
Hsiao Ming-Jun, see Ming-Jun Hsiao, July-Aug. 04, pp. 322-330.
Huang, W.-J., see Subhashis Mitra, May-June 04, pp. 228-240.
Huang Jing-Reng, see Ming-Jun Hsiao, July-Aug. 04, pp. 322-330.
Hwei-Tsu Ann Luh, see Bin-Hong Lin, Jan-Feb. 04, pp. 34-43.

Im Chaeseok, see Chaeseok Im, Sept-Oct. 04, pp. 358-366.
Ivanov, A., F. Lombardi, and C. Metra. “Guest Editors’
Introduction: Advances in VLSI Testing at Multi Gbps Rates,”
Ivanov, A., see Ou, N., July-Aug. 04, pp. 302-313.
Iyer, M.K., see Parthasarathy, G., Mar-Apr. 04, pp. 132-143.

04, pp. 24-32.
Jing-Reng Huang, see Ming-Jun Hsiao, July-Aug. 04, pp. 322-330.
Jing-Yang Jou, see Chia-Chih Yen, Mar-Apr. 04, pp. 111-120.
Jou Jing-Yang, see Chia-Chih Yen, Mar-Apr. 04, pp. 111-120.

Kahng, A.B., see Hill, D., Jan-Feb. 04, pp. 9-12.
Kaushik Roy, see Sirisantana, N., Jan-Feb. 04, pp. 56-63.
Kazda, M.A., see Trevilyan, L., Jan-Feb. 04, pp. 14-22.
Keezer, D.C., D. Minier, and M.-C. Caron. “Multiplexing ATE
Channels for Production Testing at 2.5 Gbps,” July-Aug. 04, pp.
288-301.
Keshavarzi, A., see Bhaskar Chatterjee, May-June 04, pp. 248-258.
Krishnamurthy, N., see Mishra, P., Mar-Apr. 04, pp. 122-131.
Krstic, A., see Mak, T.M., May-June 04, pp. 241-248.
Kuang-Chien Chen, see Chia-Chih Yen, Mar-Apr. 04, pp. 111-120.
Kung, D., see Trevilyan, L., Jan-Feb. 04, pp. 14-22.
Kuo, A., see Ou, N., July-Aug. 04, pp. 302-313.

Lekatsas, H., J. Henkel, S.T. Chakradhar, and V. Jakkula. “Cypress:
Compression and Encryption of Data and Code for Embedded
Lin Bin-Hong, see Bin-Hong Lin, Jan-Feb. 04, pp. 34-43.
Lou Jinan, see Jinan Lou, Jan-Feb. 04, pp. 24-32.
Luh Hwei-Tsu Ann, see Bin-Hong Lin, Jan-Feb. 04, pp. 34-43.

Magarshack, P. “Revolutionizing Manufacturing Processes in
Mak, T.M., see Breuer, M.A., May-June 04, pp. 216-227.
Challenges in Delay Testing of Nanometer, Multigigahertz
without a Gigahertz Tester,” July-Aug. 04, pp. 278-286.
Manoj Sachdev, see Bhaskar Chatterjee, May-June 04, pp. 248-
258.
Marchal, P., F. Catthoor, D. Brunl, L. Benini, J.I. Gomez, and L.
Pinuel. “Integrated Task Scheduling and Data Assignment for
Mareulescu, R., and P. Elea. “Guest Editors’ Introduction:
Designing Real-Time Embedded Multimedia Systems,” [special
Marcus, E., see Adir, A., Mar-Apr. 04, pp. 84-93.
Maxiaguine, A., S. Chakraborty, S. Kunzli, and L. Thiele.
“Evaluating Schedulers for Multimedia Processing on Buffer-
McCluskey, E.J., see Subhashis Mitra, May-June 04, pp. 228-240.
Meixner, A., see Mak, T.M., July-Aug. 04, pp. 278-286.
Ming-Jun Hsiao, Jing-Reng Huang, and Tsin-Yuan Chang.
04, pp. 322-330.
Minier, D., see Keezer, D.C., July-Aug. 04, pp. 288-301.
Mishra, P., N. Dutt, N. Krishnamurthy, and M.S. Ababir. “A Top-
Down Methodology for Microprocessor Validation,” Mar-Apr.
Mitra Subhasish, see Subhashis Mitra, May-June 04, pp. 228-240.
Naehyuck Chang, see Hojun Shim, Sept-Oct. 04, pp. 388-396.
Manufucturability,” May-June 04, pp. 192-199.
Orailoglu, A., see Ozev, S., Jan-Feb. 04, pp. 44-55.
Models for the Design and Test of Gbps-Speed Serial
Interconnects,” July-Aug. 04, pp. 302-313.


Reorda, M.S., see Comto, F., Mar.-Apr. 04, pp. 102-109.

Rimon, M., see Adir, A., Mar.-Apr. 04, pp. 84-93.


Roy Kaushik, see Sirisantana, N., Jan.-Feb. 04, pp. 56-63.

Sachdev Manoj, see Bhaskar Chatterjee, May-June 04, pp. 248-258.

Sanchez, E., see Comto, F., Mar.-Apr. 04, pp. 102-109.


Saxena, N.R., see Subhasish Mitra, May-June 04, pp. 228-240.


Soonhoi Ha, see Chaeseok Im, Sept.-Oct. 04, pp. 358-366.

Squillero, G., see Comto, F., Mar.-Apr. 04, pp. 102-109.


Tabatabaei, S., see Ou, N., July-Aug. 04, pp. 302-313.

Tancorre, V., see Appello, D., May-June 04, pp. 208-215.


Tripp, M., see Mak, T.M., July-Aug. 04, pp. 278-286.

TsirYu-Chang, see Ming-Jun Hsiao, July-Aug. 04, pp. 322-330.


Vardanian, V., see Shoukourian, S., May-June 04, pp. 200-207.


Vinov, M., see Adir, A., Mar.-Apr. 04, pp. 84-93.

Wang, L.-C., see Abadir, M.S., Mar.-Apr. 04, pp. 80-83.

Wang, L.-C., see Parthasarathy, G., Mar.-Apr. 04, pp. 132-143.

Wang, L.-C., see Mak, T.M., May-June 04, pp. 241-248.

Wei Chen, see Jinan Lou, Jan.-Feb. 04, pp. 24-32.

Wu Cheng-Wen, see Bin-Hong Lin, Jan.-Feb. 04, pp. 34-43.

Yen Chia-Chih, see Chia-Chih Yen, Mar.-Apr. 04, pp. 111-120.

Yu, S.-Y., see Subhasish Mitra, May-June 04, pp. 228-240.

Ziv, A., see Adir, A., Mar.-Apr. 04, pp. 84-93.


Zorian, Y., see Shoukourian, S., May-June 04, pp. 200-207.

Subject Index

Application specific integrated circuits; cf., Mixed analog-digital integrated circuits; System-on-chip

Automatic test equipment

Automatic testing; cf., Automatic test pattern generation; Automatic test software

Automatic test pattern generation

Automatic test software

Automation; cf., Social aspects of automation

Battery management systems

Book reviews

Brightness

Calibration
prod. testing, 2.5 Gbps, MUX ATE channels. Keezer, D.C., July-Aug. 04, pp. 288-301.

Circuit analysis computing; cf., Circuit simulation
Circuit CAD; cf., Hardware description languages
Circuit layout; cf., Integrated circuit layout
Circuit optimization
technol. closure of deep-submicron IC designs, integr. environ.

Circuit reliability; cf., Integrated circuit reliability
Circuit simulation
technol. closure of deep-submicron IC designs, integr. environ.

Circuit testing; cf., Integrated circuit testing
Clocks
technol. closure of deep-submicron IC designs, integr. environ.

CMOS digital integrated circuits
low-power design, multiple channel lengths and oxide thicknesses. Sirisantana, N., Jan.-Feb. 04, pp. 56-63.

CMOSFET logic devices
delay fault testing of high-perform. digital ccts., DFT. Bhaskar Chatterjee, May-June 04, pp. 248-258.

CMOS integrated circuits; cf., CMOS digital integrated circuits
Complexity theory
automatic simul. vector gener., divide-and-conquer-based algm.
Chia-Chih Yen, Mar.-Apr. 04, pp. 111-120.

Data compression

Design engineering
design for yield and reliability (special issue). May-June 04, pp. 177-258.
design for yield and reliability (special issue intro.). Zorian, Y., May-June 04, pp. 177-182.
RTL to GDSII, foilware to standard practice (special section). Jan.-Feb. 04, pp. 9-32.
RTL to GDSII, foilware to standard practice (special section intro.). Hill, D., Jan.-Feb. 04, pp. 9-12.

Design methodology
design-mfg. interface, SoC design methodologies, impact.
very deep-submicron designs, revolutionizing mfg. procs. Magarschalk, P., May-June 04, p. 181.

**Design of experiments**

**Diffusion; cf., Electromigration**
Digital circuits; cf., Digital integrated circuits
Digital integrated circuits
functional verification and testbench generation (special section).
Mar.-Apr. 04, pp. 80-143.

functional verification and testbench generation (special section intro.). Abadir, M.S., Mar.-Apr. 04, pp. 80-83.

**Digital systems; cf., Real-time systems**
**Display devices; cf., Liquid crystal displays**
**Distributed memory systems**

**DRAM chips**

**Education**

**Education; cf., Engineering education**
**Electrical engineering computing; cf., Automatic test software**
**Electrical faults; cf., Fault location**
**Electric field effects; cf., Electromigration**
**Electric variables measurement; cf., Energy measurement**
**Electromigration**

**Electron device manufacture; cf., Integrated circuit manufacture; Semiconductor device manufacture**
**Electronic data interchange**

**Electronic engineering; cf., Low-power electronics**
**Electronic engineering computing; cf., SPICE**
**Embedded systems**


**Energy measurement**

**Engineering; cf., Design engineering**
**Engineering education**

interview with A. Richard Newton, engineering applied to societal problems. Sept.-Oct. 04, pp. 441-446.

**Error analysis**

**Evolutionary computation; cf., Genetic algorithms**
**Exception handling**

**Failure analysis**

**Fault diagnosis; cf., Fault location**
**Fault location**

**Field programmable gate arrays**

**Formal logic; cf., Temporal logic**
**Formal verification**
functional verification and testbench generation (special section). Mar.-Apr. 04, pp. 80-143.

IEEE Design & Test of Computers
functional verification and testbench generation (special section intro.). Abadir, M.S., Mar.-Apr. 04, pp. 80-83.

**Functional analysis**

functional verification and testbench generation (special section). Mar.-Apr. 04, pp. 80-143.

functional verification and testbench generation (special section intro.). Abadir, M.S., Mar.-Apr. 04, pp. 80-83.

**Genetic algorithms**


**Hardware description languages**


**Hardware design languages**


Genesys-Pro Adir, A., Mar.-Apr. 04, pp. 84-93


**High-speed techniques**


testing at multi Gbps rates (special section intro.). Ivanov, A., July-Aug. 04, pp. 274-276.

**History**


**Humanities; cf., History**

**IEEE standards**


standards development, policies and procedures (Standards). Ashenden, P.J., Mar.-Apr. 04, pp. 157-158.

**Image processing; cf., Video signal processing**

**Information technology**

interview with A. Richard Newton, engineering applied to societal problems. Sept.-Oct. 04, pp. 441-446.

**Instruments; cf., Clocks**

**Integrated circuit design**


low-power design, multiple channel lengths and oxide thicknesses. Sirisantana, N., Jan.-Feb. 04, pp. 56-63.


Integrated circuit design; cf., Integrated circuit layout

**Integrated circuit layout**


**Integrated circuit manufacture**


**Integrated circuit manufacture; cf., Integrated circuit yield**

**Integrated circuit reliability**

delay fault testing of high-perform. digital ccts., DFT. Bhaskar Chatterjee, May-June 04, pp. 248-258.


**Integrated circuits**


**Integrated circuits; cf., Digital integrated circuits**

**Integrated circuit testing**

delay fault testing of high-perform. digital ccts., DFT. Bhaskar Chatterjee, May-June 04, pp. 248-258.


prod. testing, 2.5 Gbps, MUX ATE channels. Keezer, D.C., July-Aug. 04, pp. 288-301.


**Integrated circuit yield**

design for yield and reliability (special issue). May-June 04, pp. 177-258.

design for yield and reliability (special issue intro.). Zorian, Y., May-June 04, pp. 177-182.

**Integrated memory circuits; cf., DRAM chips**
Interference (signal); cf., Crosstalk
Interviews
interview with A. Richard Newton, engineering applied to societal problems. Sept.-Oct. 04, pp. 441-446.

Jitter
design and test of Gbps-speed serial interconnects, jitter models.
Ou, N., July-Aug. 04, pp. 302-313.

Languages; cf., Programming languages
Legislation
standards development, policies and procedures (Standards).
Ashenden, P.J., Mar-Apr. 04, pp. 157-158.

Liquid crystal devices; cf., Liquid crystal displays
Liquid crystal displays

Lithography

Logic; cf., Logic design; Logic testing
Logic circuits

Logic circuit testing
delay fault testing of high-perform. digital ccts., DFT. Bhaskar Chatterjee, May-June 04, pp. 248-258.
design and test of Gbps-speed serial interconnects, jitter models.
Ou, N., July-Aug. 04, pp. 302-313.

Manufacture

Mathematics; cf., Statistics
Mechanical variables measurement; cf., Energy measurement
Microprocessors
 Validating Itanium 2 exception control unit, unit-level approach.

Mixed analog-digital integrated circuits

Mobile communication
dynamic backlight adaptation for low-power handheld devices.

Multimedia servers

Multimedia systems

Multiplexing
prod. testing, 2.5 Gbps, MUX ATE channels. Keezer, D.C., July-Aug. 04, pp. 288-301.
testing at multi Gbps rates (special section intro.). Ivanov, A., July-Aug. 04, pp. 274-276.

Multiprocessing systems; cf., Distributed memory systems

Networks (circuits); cf., Integrated circuits;
Phase locked loops; Timing circuits
Network servers; cf., Multimedia servers
Network synthesis; cf., Circuit optimization;
Integrated circuit design
Notebook computers

Numerical analysis; cf., Error analysis;
Functional analysis

Operations research; cf., Scheduling
Optical properties; cf., Brightness
Optimization

Optimization; cf., Circuit optimization; Genetic algorithms
Optimization methods

Parallel architectures

Parallel processing; cf., Parallel architectures
Performance evaluation

Real-time systems

Reliability
design for yield and reliability (special issue). May-June 04, pp. 177-258.
design for yield and reliability (special issue intro.). Zorian, Y., May-June 04, pp. 177-182.

**Scheduling**

**Search problems; cf., Tree searching**

**Security of data; cf., Cryptography**

**Self-testing**

**Semiconductor device fabrication**

**Semiconductor device manufacture**
functional verification and testbench generation (special section). Mar.-Apr. 04, pp. 80-143.
functional verification and testbench generation (special section intro.). Abadir, M.S., Mar.-Apr. 04, pp. 80-83.

**Semiconductor devices**

**Sequential logic circuits**
safety property verification, seq. SAT and bounded model checking. Parthasarathy, G., Mar.-Apr. 04, pp. 132-143.

**Signal processing; cf., Data compression; Video signal processing**

**Simulation**

**Simulation; cf., Circuit simulation**

**Social and behavioral sciences**
i interview with A. Richard Newton, engineering applied to societal problems. Sept.-Oct. 04, pp. 411-446.

**Social aspects of automation**
i interview with A. Richard Newton, engineering applied to societal problems. Sept.-Oct. 04, pp. 411-446.

**Socio-economic effects; cf., Social aspects of automation**

**Software engineering; cf., Formal verification**

**Software requirements and specifications**

**Software requirements and specifications**

**Telecommunication standards**

**Statistical analysis; cf., Design of experiments**

**Statistics**

**Switching circuits; cf., Logic circuits**

**System-on-chip**

**Systems analysis; cf., Task analysis**
**Task analysis**

**Telecommunication; cf., Mobile communication; Telecommunication standards**

**Telecommunication standards**

**Telecommunication switching; cf., Multiplexing**

**Temporal logic**
safety property verification, seq. SAT and bounded model checking. Parthasarathy, G., Mar.-Apr. 04, pp. 132-143.

**Test equipment**
RTL to GDSII, foilware to standard practice (special section). Jan.-Feb. 04, pp. 9-32.
RTL to GDSII, foilware to standard practice (special section intro.). Hill, D., Jan.-Feb. 04, pp. 9-12.

**Test equipment; cf., Automatic test equipment**

**Testing**
functional verification and testbench generation (special section). Mar.-Apr. 04, pp. 80-143.

**Timing; cf., Timing circuits**

**Timing circuits**

**Tree searching**
safety property verification, seq. SAT and bounded model checking. Parthasarathy, G., Mar.-Apr. 04, pp. 132-143.

**Very-large-scale integration**

**Video signal processing**

**Video signals; cf., Video signal processing**

**VLSI**
testing at multi Gbps rates (special section intro.). Ivanov, A., July-Aug. 04, pp. 274-276.

**Yield estimation**
basics, back. Vandenberg, C., May-June 04, pp. 180
very deep-submicron designs, revolutionizing mfg. procs. Magarshack, P., May-June 04, p. 181.

---

**you@computer.org**

**FREE!**

All IEEE Computer Society members can obtain a free, portable email alias@computer.org. Select your own user name and initiate your account. The address you choose is yours for as long as you are a member. If you change jobs or Internet service providers, just update your information with us, and the society automatically forwards all your mail.

**Sign up today at**

[http://computer.org](http://computer.org)