Issue No. 05 - September/October (2004 vol. 21)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2004.60
Alexander Maxiaguine , Swiss Federal Institute of Technology
Samarjit Chakraborty , National University of Singapore
Simon K? , Swiss Federal Institute of Technology
Lothar Thiele , Swiss Federal Institute of Technology
<em>Editors' note:</em>Scheduling on-chip resources using analytical techniques is becoming increasingly important in multimedia processing. This article presents an analytical framework for designing and evaluating schedulers for SoC multimedia platforms. The modeling technique subsumes standard event models used in real-time scheduling and accurately captures the variability in task execution requirements.<div>--<em>Radu Marculescu, Carnegie Mellon University; and Petru Eles, Linköping University</em></div>
L. Thiele, S. K?, A. Maxiaguine and S. Chakraborty, "Evaluating Schedulers for Multimedia Processing on Buffer-Constrained SoC Platforms," in IEEE Design & Test of Computers, vol. 21, no. , pp. 368-377, 2004.