The Community for Technology Leaders
Green Image
Issue No. 03 - May/June (2004 vol. 21)
ISSN: 0740-7475
pp: 192-199
Alberto L. Sangiovanni-Vincentelli , University of California, Berkeley
Alessandra Nardi , University of California, Berkeley
ABSTRACT
Typically, design optimization during synthesis is for area and/or performance, while optimization for yield occurs at the layout level. To obtain more effective yield improvement, this article proposes elevating the abstraction level for yield optimization by introducing an interesting approach to yield-driven logic synthesis.
INDEX TERMS
CITATION
Alberto L. Sangiovanni-Vincentelli, Alessandra Nardi, "Logic Synthesis for Manufacturability", IEEE Design & Test of Computers, vol. 21, no. , pp. 192-199, May/June 2004, doi:10.1109/MDT.2004.15
92 ms
(Ver )