Issue No. 05 - September/October (2003 vol. 20)
Robert Madge , LSI Logic
Brady R. Benware , LSI Logic
W. Robert Daasch , Portland State University
<p><div><em>Editor's note: </em></div>Structured delay tests have been around for years, but how effectively do they identify defective silicon, even at reduced frequency? How much overkill is associated with their use? The authors present data from industrial circuits aimed at these and other aspects of speed testing.<div><em>—Ken Butler, Texas Instruments</em></div></p>
B. R. Benware, R. Madge and W. R. Daasch, "Obtaining High Defect Coverage for Frequency-Dependent Defects in Complex ASICs," in IEEE Design & Test of Computers, vol. 20, no. , pp. 46-53, 2003.